AMC597

300 MHz to 6 GHz Octal Versatile Wideband Transceiver (MIMO), UltraScale™ AMC



AMC597

Key Features

- Xilinx UltraScale™ XCKU115 FPGA
- Octo complete transceiver signal chain solution
- Based on quad Analog Devices AD9371
- Frequency range 300 MHz to 6 GHz
- Tx synthesis bandwidth (BW) to 250 MHz
- Rx bandwidth: 8 MHz to 100 MHz
- Supports Time Division Duplex (TDD) and Frequency Division Duplex (FDD) operation
- On-board clocking or external clock with multitransceivers synchronization capability
- Three banks of DDR-4 for total 20 GB

Benefits

- High density transceiver with intensive data processing capability
- Flexible clocking
- Observation channels for implementation of error correction functions
- Sniffer Receiver channels can monitor different frequency bands
- DDR-4 memory for high-bandwidth storage





AMC597

The AMC597 is a wideband transceiver in AMC form factor. The AMC utilizes four AD9371 connected to a Kintex UltraScale™ FPGA providing eight transceivers channels making it suitable for signal SDR, BTS, antenna systems, research and instrumentation.

The on-board re-configurable UltraScale™ XCKU115 FPGA interfaces via JESD204B directly to wideband transceivers. The FPGA has interface to three banks of DDR4 memory. This allows for maximum buffer sizes to be stored during processing as well as for queuing the data to the host.



Block Diagram




Figure 1: AMC597 Functional Block Diagram




Figure 2: RF Sub-system Block Diagram

Reference Design

VadaTech provides an extensive range of Xilinx based FPGA products. The FPGA products are in two categories; FPGA boards with FMC carriers and FPGA products with high speed ADC and DACs. The FPGA products are designed in various architectures such as AMC modules, PCIe cards and Open VPX.

VadaTech provides a reference design implementation for our FPGAs complete with VHDL source code, documentation and configuration binaries. The reference design focuses on the I/O ring of the FPGA to demonstrate low-level operation of the interconnections between the FPGA and other circuits on the board and/or backplane. It is designed to prove out the hardware for early prototyping, engineering/factory diagnostics and customer acceptance of the hardware, but it does not strive to implement a particular end application. The reference VHDL reduces customer time to develop custom applications, as the code can be easily adapted to meet customer's application requirements.

The reference design allows you to test and validate the following functionality (where supported by the hardware):

- · Base and Fabric channels
- Clocks
- Data transfers
- Memory
- User defined LEDs

Xilinx provides Vivado Design Suite for developing applications on Xilinx based FPGAs. VadaTech provides reference VHDL developed using the Vivado Design Suite for testing basic hardware functionality. The reference VHDL is provided royalty free to use and modify on VadaTech products, so can be used within applications at no additional cost. However, customers are restricted from redistributing the reference code and from use of this code for any other purpose (e.g. it should not be used on non-VadaTech hardware).

The reference VHDL is shipped in one or more files based on a number of ordering options. Not all ordering options have an impact on the FPGA and a new FPGA image is created for those options that have direct impact on the FPGA. Use the correct reference image to test your hardware. For more information, refer to the FPGA reference design manual for your device which can accessed from customer support site along with the reference images.

SUPPORTED SOFTWARE

Default FPGA image stored in flash memory

- Build Scripts
- Device Driver


Reference application projects for other ordering options

The user may need to develop their own FPGA code or adapt VadaTech reference code to meet their application requirements. The supplied pre-compiled images may make use of hardware evaluation licenses, where necessary, instead of full licenses. This is because VadaTech does not provide licenses for the Vivado tool or Xilinx IP cores, so please contact Xilinx where these are required.

Xilinx also provides System Generator tool for developing Digital Signal Processing (DSP) applications.

Xilinx Vivado Design Suite, Xilinx System Generator for DSP

The AMC597 is compatible with Analog Devices design tools for AD9371.



Specifications

Architecture		
Physical	Dimensions	Single module, full-size
		Width: 2.89" (73.5 mm)
		Depth 7.11" (180.6 mm)
Туре	AMC FPGA ADC/DAC	Xilinx UltraScale™ XCKU115 FPGA
7 1		20GB of DDR4: Two banks 8GB of DDR4 64-bit wide and one bank 4GB of DDR4 32-bit wide
		Octal wideband transceivers, AD9371
Standards		
AMC	Tyne	AMC.1 PCle, AMC.2 Ethernet and AMC.4 SRIO (FPGA programmable)
Module Management		IPMI version 2.0
PCIe		Single or Dual x4 via FPGA to AMC per ordering option F
SRIO/XAUI		Single or Dual x4 via FPGA to AMC per ordering option F
SerDes		x8 via FPGA to AMC ports 12-15 and 17-20
Ethernet		Dual GbE
Configuration		
Power	AMC597	~55 W application dependent (may go up to 65 W)
i owei		Operating temperature: -5° to 45° C (55°C for limited time, performance restrictions may apply), industrial and
Environmental	Temperature	extended versions also available (See environmental spec sheet)
		Storage Temperature: -40° to +85°C
	Vibration	Operating 9.8 m/s ² (1G), 5 to 500Hz on each axis
	Shock	Operating 30G on each axis
	Relative Humidity	5 to 95 per cent, non-condensing
Front Panel	Interface Connectors	22x Nanonics Coaxial: 1x4 and 2x9 connectors,
		MGT RS-232 and FPGA RS-232
		1x mini DisplayPort
	LEDs	IPMI management control
		8 user defined LEDs
	Mechanical	Hot-swap ejector handle
Software Support	Operating System	Agnostic
Conformal Coating		Humiseal 1A33 Polyurethane (Optional)
		Humiseal 1B31 Acrylic (Optional)
Other		
MTBF	MIL Hand book 217-F@ TBD hrs	3
Certifications	Designed to meet FCC, CE and UL certifications, where applicable	
Standards	VadaTech is certified to both the ISO9001:2000 and AS9100B:2004 standards	
Warranty	Two (2) years	

INTEGRATION SERVICES AND APPLICATION-READY PLATFORMS

VadaTech has a full ecosystem of ATCA and µTCA products including chassis platforms, shelf managers, AMC modules, Switch and Payload Boards, Rear Transition Modules (RTM), Power Modules, and more. The company also offers integration services as well as pre-configured Application-Ready Platforms. Please contact VadaTech Sales for more information.

Ordering Options

AMC597 - A0C-0EF-G0J

A = RF Direct Clock Sampling		G = Clock Holdover Stability
0 = Front panel 1 = On Board wide band PLL		0 = Standard (XO) 1 = Stratum-3 (TCXO)
	E = FPGA Speed	
	1 = Reserved 2 = High 3 = Highest	
C = Front Panel Size	F = PCle Option **	J = Temperature Range and Coating
1 = Reserved 2 = Reserved 3 = Full-size 4 = Reserved 5 = Reserved 6 = Full-size, MTCA.1 (captive screw)	0 = No PCIe 1 = PCIe on ports 4 – 7 2 = PCIe on ports 8 – 11 3 = PCIe on ports 4 – 11	0 = Commercial (-5° to +55° C), No coating 1 = Commercial (-5° to +55° C), Humiseal 1A33 Polyurethane 2 = Commercial (-5° to +55° C), Humiseal 1B31 Acrylic 3 = Industrial (-20° to +70° C), No coating 4 = Industrial (-20° to +70° C), Humiseal 1A33 Polyurethane 5 = Industrial (-20° to +70° C), Humiseal 1B31 Acrylic 6 = Extended (-40° to +85° C), Humiseal 1A33 Polyurethane* 7 = Extended (-40° to +85° C), Humiseal 1B31 Acrylic*

^{*} Edge of module for conduction cooled.

Related Products





- MicroTCA rugged 1U 19" rackmount chassis platform
- Designed to meet MIL-STD-810F, MIL-STD-901D for shock/vibration
- Designed to meet MIL-STD-461E for EMI





- Dual complete transceiver signal chain solution using Analog Devices AD9361 transceiver
- Frequency range 70 MHz to 6 GHz with instantaneous bandwidth from 200 kHz to 56 MHz
- MIMO transceiver is Time Domain Duplex (TDD) and Frequency Domain Duplex (FDD) compatible





- Xilinx UltraScale™ XCKU115 FPGA
- Dual ADC @ 6.4 GSPS 12-bits or quad ADC at 3.2 **GSPS**
- Dual DAC (AD9162 or AD9164) @ 12 GSPS, 16-bits

^{**} When the ports are not PCIe the lanes are electrically compatible with SRIO, XAUI, and other SerDes protocols.

Contact

VadaTech Corporate Office

198 N. Gibson Road, Henderson, NV 89014 Phone: +1 702 896-3337 | Fax: +1 702 896-0332

Asia Pacific Sales Office

7 Floor, No. 2, Wenhu Street, Neihu District, Taipei 114, Taiwan Phone: +886-2-2627-7655 | Fax: +886-2-2627-7792

VadaTech European Sales Office

VadaTech House, Bulls Copse Road, Southampton, SO40 9LR Phone: +44 2380 016403

info@vadatech.com | www.vadatech.com

Choose VadaTech

We are technology leaders

- · First-to-market silicon
- Constant innovation
- Open systems expertise

We commit to our customers

- · Partnerships power innovation
- Collaborative approach
- Mutual success

We deliver complexity

- · Complete signal chain
- · System management
- · Configurable solutions

We manufacture in-house

- · Agile production
- · Accelerated deployment
- AS9100 accredited





Trademarks and Disclaimer

The VadaTech logo is a registered trademark of VadaTech, Inc.

Other registered trademarks are the property of their respective owners.

AdvancedTCA™ and the AdvancedMC™ logo are trademarks of the PCI Industrial Computers Manufacturers Group. All rights reserved.

Specification subject to change without notice.



© 2017 VadaTech Incorporated, All rights reserved. DOC NO. 4FM737-12 REV 01 | VERSION 1.3– JUN/17