
General Standards Corporation

High Performance Bus Interface Solutions

PMC-16SDI-HS

16-Bit, Six-Channel Sigma-Delta Analog Input PMC Board

With 1.1 MSPS Sample Rate per Channel, and Two Independent Clocks



Features Include:

- Sigma-Delta Conversion; No External Antialiasing Filters Required
- High Effective Sampling Rate; 16-32 Times the Effective Rate of Successive Approximation Converters Operating at the Same Conversion Rate
- Integral Antialiasing Input Filters Reject Out-of-Band Interference Components
- Software-Selectable Ranges: ±1.25 Volts, ±2.5 Volts, ±5 Volts or ±10 Volts
- Six 16-Bit Analog Input Channels; Dedicated Sigma-Delta Converter per Channel
- Sample Rates Adjustable up to 1,100 K-Samples per Second per Channel
- Two Independent Sample-Rate Generators; Adjustable with 0.2 Percent Resolution
- Low Noise; Less than 130μVRMS on ±1.25 Volt Input Range
- 64K-Sample FIFO Buffer with 2-Channel DMA support. All Data is Channel-Tagged.
- Harmonic Sampling Supported, with Clocking Ratios Between Channels from 1 to 20
- Auto calibration Uses Hardware Correction; No missing Codes Introduced
- Integral Shield Assures Minimum Susceptibility to Radiated Noise in PMC Environments
- Single-width PMC Form Factor
- VxWorksTM and WinNTTM Drivers are available

Applications Include:

- ✓ Acoustics Analysis
- ✓ Voltage Measurement
- ✓ Automatic Test Equipment

- ✓ Analog Inputs
- ✓ Process Monitoring
- ✓ Audio Waveform Analysis

- ✓ Data Acquisition Systems
- ✓ Industrial Robotics
- ✓ Environmental Test Systems

REV 032505

Overview:

The 6-channel PMC-16SDI-HS analog input board provides high-density precision 16-bit analog input resources in a single-width PMC form factor. Optimized for flexibility and performance, the board is ideal for a wide variety of applications, ranging from precision voltage measurements, to the analysis of complex audio signals and waveforms. Each of the six sigma-delta analog input channels can be controlled by either of two independent sample clocks, and multiple channels can be harmonically locked together. Sample rates are adjustable from 30 KSPS to 1.1 MSPS, and the input range is software selectable as ± 1.25 V, ± 2.5 V, ± 5 V or ± 10 V. Internal auto calibration networks permit periodic calibration to be performed without removing the board from the system.

Functional Description:

A PCI interface adapter provides the interface between the controlling PCI bus and the internal local controller through a 32-bit local bus (Figure 1). Each of the six input channels contains an input buffer, an adaptive digital-image filter, and a dedicated sigma-delta A/D converter (ADC). The inputs can be configured for either differential or single-ended operation, or an internal voltage reference can be applied to all channels to support selftest operations and auto calibration. Gain and offset trimming of the input channels is performed by calibration DAC's that are loaded with channel correction values during auto calibration. The use of calibration DAC's eliminates the missing codes that occur when analog input channels are calibrated exclusively in the digital domain.

Each ADC contains a digital antialiasing filter that rejects out-of-band signals above approximately 48 percent of the selected sample rate. Conversion data from all active channels is transferred to the PCI bus through a 64K-sample data buffer that has a software-controlled threshold for generating interrupt requests. Multiple channels can be synchronized to perform synchronous sampling, either by a software command, or by external hardware sync and clock input signals.




Figure 1. PMC-16SDI-HS; Functional Organization

This product is functionally compatible with the IEEE PCI local bus specification Revision 2.2, and supports the "plug-n-play" initialization concept. System input/output connections are made at the front panel through a high-density metal-shrouded 37-pin connector. Power requirements consist of +5 VDC, in compliance with the PCI specification, and operation over the specified temperature range is achieved with conventional air cooling.

ELECTRICAL SPECIFICATIONS

At +25 °C, with specified operating conditions.

Input Characteristics:

Configuration: 6 input channels, software controlled as differential or single-ended.

Optional 2-channel and 4-channel configurations available.

Voltage Range: Software Configurable as ± 1.25 Volts, ± 2.5 Volts, ± 5 Volts or ± 10 Volts

Input Impedance: 1.0 Megohm typical, in parallel with 20 pF. 2 Megohms line-line.

Common Mode Rejection: 80 dB, DC-60 Hz (Differential mode)

Common Mode Range: ± 10 Volts with zero normal-mode input

Offset Voltage: ±0.6 millivolts, maximum

Signal-to-Noise Ratio: 85dB at 30 KSPS, 67dB at 1100KSPS, typical.

Overvoltage Protection: ±30-Volt transient with power applied; ±15 Volts with power removed

Transfer Characteristics:

Resolution: 16 Bits (0.0015 percent of FSR)

Sample Rate: 30,000 to 1,100,000 samples per second per channel

Oversampling Factor: x32 or x16

DC Accuracy: Midscale Accuracy <u>**+Fullscale Accuracy**</u> Range ±10V ±1.2mV ±5.2mV (Maximum composite ±1.1mV ±3.1mV ±5V error) ±0.9mV ±2.5V ±2.2mV ±0.8mV ±1.5mV ±1.25V

Small Signal Bandwidth: DC to approximately 48 percent of the selected sample rate

Power Bandwidth: DC to 1.2*10⁶ Hz-Vpp minimum. Accepts 100kHz input at 12 VPP.

Crosstalk Rejection: 84 dB typical, DC-10 kHz

Antialias Filtering: Each ADC provides internal digital antialias filtering at approximately 48

percent of the selected sample rate. This digital filter is supported by a multi-pole analog filter that rejects interference at the harmonic images of the digital filter. The cutoff frequency of the analog filter in each channel

is optimized automatically in response to the selected sample rate.

Integral Nonlinearity: ± 0.003 percent of FSR, typical

Differential Nonlinearity: ± 0.0015 percent of FSR, maximum

Total Harmonic Distortion: 84 dB typical, from DC to 40 percent of sample rate

Operating Modes and Controls:

Organization: Two 3-channel analog input groups, and two sample rate generators.

Each channel group can operate from either rate generator. The sample rate for each individual channel is selected by dividing the frequency of

the assigned rate generator by any integer from 1 through 20.

Sample Rate Generators: Either of two independent internal rate generators can be assigned to any

input channel group. Each generator is adjustable from 19.2 MHz to 38.4 MHz, and provides sample rates from 600 KSPS to 1200 KSPS after division by 32 (x16 oversampling), or from 300 KSPS to 600 KSPS after division by 64 (x32 oversampling). Subsequent division by an integer from 1 to 20 for each channel provides sample rates from 15 KSPS to 1200 KSPS. (Specified performance is guaranteed only within the range from 30 KSPS to 1100 KSPS). Settling time when changing frequencies is approximately 20 ms, and settling completion is selectable as an interrupt event. Setting resolution is 0.2 percent or less; accuracy is

 ± 0.08 percent.

External Clock I/O: An LVDS hardware output clock can be derived either from a 16-

32 MHz LVDS external hardware input clock or from an internal rate generator. The external clock input can be selected as the rate generator

for any or all channels. .

Multiple boards can be locked to a common clock by daisy-chaining the output clock from each board to the input clock of the next board in the

chain. As many as six boards can be daisy-chained together.

Synchronization: Sampling can be synchronized within each channel group through

software, or each group can be synchronized to an external LVDS hardware sync input. By using the daisy-chain configuration described for External Clock I/O, hardware sync inputs and outputs can be used to

synchronize the sampling among multiple boards.

Harmonic Sampling: Harmonic sampling ratios are implemented by adjusting the sample rates

of channels within a group to specific fractions of the assigned rate

generator frequency. (See Sample Rate Generators).

Data Format: Software selected as either offset binary or two's complement

Data Buffer: FIFO, 64K-Samples, 16-Bit data field, 3-Bit channel tag.

Adjustable threshold flag with associated interrupt response.

Buffer Size Register: Contains the total number of samples present in the input data buffer.

PCI Compatibility:

Conforms to PCI Specification 2.2, with D32 read/write transactions.

2-Channel DMA transfers as bus master in both block and demand modes.

Single multifunction interrupt.

Universal (3.3V/5V) signaling available; contact factory.

Power Requirements:

+5VDC ±0.2 VDC at 1.5 Amps maximum Power Dissipation: 6.0 Watts, Side 1

1.5 Watts, Side 2

Mechanical Characteristics:

Height: 13.5 mm (0.53 in) Depth: 149.0 mm (5.87 in) Width: 74.0 mm (2.91 in)

Shield: Side 1 is protected by an EMI shield.

Environmental Specifications:

Ambient Temperature Range: Operating: 0 to +55 degrees Celsius

Storage: -40 to +85 degrees Celsius

Relative Humidity: Operating: 0 to 80%, non-condensing

Storage: 0 to 95%, non-condensing

Altitude: Operation to 10,000 ft.

Cooling: Conventional convection cooling; 200 LPFM.

Ordering Information:

Specify the basic product model number (PMC-16SDI-HS), followed by an option suffix "-A", as indicated below. For example, model number PMC-16SDI-HS-6 describes a board with 6 input channels.

Optional Parameter	Value	Specify Option As:
Number of Input Channels:	2 Channels	A = 2
	4 Channels	A = 4
	6 Channels	A = 6
Initiator External Clocking	Target-only external clocking	B = (Blank)
(Check for availability)	Initiator and Target External clocking	B= EXT

SYSTEM I/O CONNECTIONS

Table 1. System Connector Pin Functions

PIN	SIGNAL	
1	INPUT RETURN	
2	INPUT RETURN	
3	INPUT RETURN	
4	INPUT RETURN	
5	INPUT RETURN	
6	INPUT RETURN	
7	INPUT RETURN	
8	INPUT RETURN	
9	INPUT RETURN	
10	INPUT RETURN	
11	INPUT RETURN	
12	VTEST	
13	VTEST RETURN	
14	DIGITAL RETURN	
15	DIGITAL RETURN	
16	CLOCK INPUT HI	
17	CLOCK INPUT LO	
18	CLOCK OUTPUT HI	
19	CLOCK OUTPUT LO	

PIN	SIGNAL
20	INPUT CHAN 00 HI
21	INPUT CHAN 00 LO
22	INPUT CHAN 01 HI
23	INPUT CHAN 01 LO
24	INPUT CHAN 02 HI
25	INPUT CHAN 02 LO
26	INPUT CHAN 03 HI
27	INPUT CHAN 03 LO
28	INPUT CHAN 04 HI
29	INPUT CHAN 04 LO
30	INPUT CHAN 05 HI
31	INPUT CHAN 05 LO
32	INPUT RETURN
33	DIGITAL RETURN
34	SYNC INPUT HI
35	SYNC INPUT LO
36	SYNC OUTPUT HI
37	SYNC OUTPUT LO




Figure 2. System Input/Output Connector

System Mating Connector:

Rugged 37-pin 0.050" dual-row connector with metal shell. Board connector mates with cable connector type (includes prewired 36-inch pigtail wires):

Min-E-Con MCE-37P6E5-36-0J

General Standards Corporation assumes no responsibility for the use of any circuits in this product. No circuit patent licenses are implied. Information included herein supersedes previously published specifications on this product and is subject to change without notice.